REMARKS/ARGUMENTS

Claims 1-44 are pending in this application, Claims 1, 14-16, 22, 43 and 44 are amended.

The Examiner has not acknowledged receipt of the IDS that was filed on October 16, 2000. Applicants respectfully submit that the above IDS was filed on October 16, 2000 with legible copies of all the cited references. Applicants respectfully request acknowledgment of the IDS by initialing and returning the attached copy of the same IDS. If the Examiner still cannot locate the copies submitted on October 16, 2000, in the file, the undersigned attorney respectfully requests the courtesy of a telephone call so that he could provide the Examiner with new copies of the requested references.

Claims 1-9, 19-30 and 41-44 are rejected under 35 U.S.C. al. (U.S. 103(a) as being obvious over Tseng et 6,009,256) in view of Schlansker et al. (U.S. Patent 6,408,428), al. (U.S. Patent and further in view of Kolchinsky et Applicants submit that all of the pending claims 5,535,406). are patentable over the cited references, and reconsideration and allowance of the pending claims are respectfully requested.

Amended independent claims 1, 43 and 44 include, among other limitations, "identifying a plurality of functions in a program source code that are anticipated to consume a substantial execution time," and "decomposing the program source code into a plurality of kernel sections, wherein the identified plurality of functions are recognized as the plurality of kernel sections." Applicants respectfully submit that the cited

references alone or in combination do not disclose or suggest the recited limitation.

Rather, the system of Tseng generates hardware models for pre-classified components (such as, combinational components and For example, Tseng clearly register components) in a netlist. states that "Step 302 performs component type analysis by classifying HDL components into combinational components, register components, clock components, memory components, test-bench components as shown in component type resource 303. The SEmulation system generates hardware models for register and combinational components, with some exceptions as discussed below. Test-bench and memory components are mapped in software. . . . Combinational components are stateless logic components whose output values are a function of current input values and do not depend on the history of input values. . . . Register components are simple storage components. The state transition of a register is controlled by a clock signal. One form of register is edge-triggered which may change states when an edge is detected." (Col. 17, lines 24-45, underlining added.)

Furthermore, Tseng describes how the system performs the component type analysis by stressing that "[t]he system examines the binary source design database. Based on the source design database, the system can characterize or classify the elements as one of the above component types. Continuous assignment statements are classified as combinational components. Gate primitives are either combinational type or latch form of register type by language definition. Initialization code are treated as test-benches of initialization type. An always

process that drives nets without using the nets is a test-bench of driver type. . . " (Col. 18, lines 21-30, underlining added.)

Consequently, the system of Tseng identifies pre-classified component types (i.e., combinational and register components) and then generates hardware models for only those pre-classified component types.

In contrast, the present invention, as claimed by the amended claims 1, 43 and 44 identifies "a plurality of functions in a program source code that are anticipated to consume a substantial execution time," and decomposes "the program source code into a plurality of kernel sections, wherein the identified plurality of functions are recognized as the plurality of kernel sections." These kernel sections are then mapped "into a plurality of hardware dependent executable code for execution on the plurality of hardware accelerators."

In fact, by only generating hardware models for the combinational and register components that are relatively simple components (see, e.g., col. 17, lines 35-42, cited above), the system of Tseng teaches away from "identifying a plurality of functions in a program source code that are anticipated to consume a substantial execution time," as recited by the amended independent claims 1, 43 and 44.

Schlansker discloses a system for designing a VLIW processor using feedback about internal resource utilization by reading a specification of a candidate VLIW processor, which describes a specific instance of a parameterized processor design. The system then obtains internal resource usage

statistics for the candidate processor. Thus, Schlansker, alone or in combination with Tseng, does not teach or suggest "identifying a plurality of functions in a program source code that are anticipated to consume a substantial execution time," and "decomposing the program source code into a plurality of kernel sections, wherein the identified plurality of functions are recognized as the plurality of kernel sections," recited by the independent claims 1, 43 and 44.

virtual processor with Kolchinsky describes а а reconfigurable, programmable logic array for processing data in accord with a hardware encoded algorithm. Likewise, Kolchinsky, alone or in combination with Tseng and/or Schlansker, does not teach or suggest "identifying a plurality of functions in a code that are anticipated to program source substantial execution time, " and "decomposing the program source code into a plurality of kernel sections, wherein the identified plurality of functions are recognized as the plurality of kernel sections," as recited by the independent claims 1, 43 and 44.

Applicants therefore respectfully submit that independent claims 1, 43 and 44 are novel and unobvious over the cited references and are therefore allowable.

Amended independent claim 22 includes, among other limitations, "a plurality of kernel sections identified as the functions that are anticipated to consume a substantial execution time in a program source code, for execution on said plurality of hardware accelerators." As discussed above, Applicants respectfully submit that independent claim 22 is also

novel and unobvious over the cited references and is therefore also allowable.

Applicants further submit that claims 2-21 and 23-42 that depend directly or indirectly from claims 1 and 22, respectively are allowable as are claims 1 and 22, and for additional limitations recited therein.

For example, dependent claims 15 and 36 include additional limitation of "identifying functions [sections, in claim 36] with a limited number of inputs and outputs." the cited references, alone or in combination teach or suggest Applicants respectfully disagree with the this limitation. statement in the Office action (page 13, first paragraph) that the register component types of Tseng are fetched from the component type analysis because their "inputs and outputs connections are in very limited number." As explained above, the system of Tseng identifies pre-classified component types (i.e., register components) and generates hardware models for only those pre-classified component types, and not based on "a limited number of inputs and outputs," as required by the dependent claims 15 and 36. Therefore, dependent claims 15 and 36 are also allowable over the cited references as are their respective base claims 1 and 22, and for additional limitations recited therein.

As another example, dependent claims 16 and 37 include the additional limitation of "identifying functions [sections, in claim 37] with a limited number of branches." None of the cited references, alone or in combination teach or suggest this limitation. Applicants respectfully disagree with the statement

in the Office action (page 13, second paragraph) that the register component types of Tseng (alleged basic blocks) are fetched from the component type analysis because they include "a limited number of branches." As explained above, the system of Tseng identifies pre-classified component types (i.e., register components) and generates hardware models for only those pre-classified component types, and not based on "a limited number of inputs and outputs," as required by the dependent claims 15 and 36. Accordingly, dependent claims 16 and 37 are also allowable over the cited references as are their respective base claims 1 and 22, and for additional limitations recited therein.

In view of the foregoing amendments and remarks, it is respectfully submitted that this application is now in condition for allowance, and accordingly, reconsideration and allowance are respectfully requested.

Respectfully submitted,
CHRISTIE, PARKER & HALE, LLP

Ву

Raymond R. Tabandeh Reg. No. 43,945 626/795-9900

RRT/clv CLV PAS592952.1-*-11/8/04 9:28 AM Attorney's Docket No. 03048.P008

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

n Re Patent Application of:) Examiner: Not Assigned
Christopher Songer, et al.) Art Unit: Not Assigned
Application No.: 09/651,425)) I hereby certify that this correspondence is being deposited
Filing Date: August 30, 2000	with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231
For: SYSTEM AND METHOD FOR PREPARING SOFTWARE FOR EXECUTION IN A) on 10-16-2000) Date of Deposit Tina Domingo
DYNAMICALLY CONFIGURABLE HARDWAF ENVIRONMENT	Name of Person Mailing Correspondence
Assistant Commissioner for Patents Washington, D.C. 20231	Signatus Date

INFORMATION DISCLOSURE STATEMENT

Sir:

Enclosed is a copy of Information Disclosure Citation Form PTO-1449 together with copies of the documents cited on that form. It is respectfully requested that the cited documents be considered and that the enclosed copy of Information Disclosure Citation Form PTO-1449 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

Pursuant to 37 C.F.R. § 1.97, the submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made and is not to be construed as an admission that the information cited in this statement is material to patentability.

This Information Disclosure Statement is being submitted pursuant to 37 C.F.R. §1.97(b). If there are any additional charges, please charge Deposit Account No. 02-2666.

Respectfully submitted, BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: 16 Ottoby 2000

Dennis A. Nicholis Reg. No. 42,036

12400 Wilshire Blvd., Seventh Floor Los Angeles, CA 90025-1026 (408) 720-8300

Plea	se t	ype a plus sign (-	+) inside th	nis bo			•	A Sru	se throug	h 10/31/99	O/SB/08A (1 . OMB 0651	-0031
Under the	Рар	erwork Reduction	n Act of 19	95, 10 persons and	requi	red to re	Patent and Trac spond to a collection of in	demark Cirice: Iformatioin unle	U.S. DEP ss it conta	ARTMENT ins a valid	OF COMME OMB contro	ERCE of number.
		for form 1449A		1	क्			Complete if	Known			
(Modified by BSTZ 6/30/99)			NOV 1 2 200	4 4	Appl	ication Number	09/65	09/651,425				
l	NF		DISCLOS	SURE	H.	Filing	g Date	Augus	t 30, 20	00		
	51	VIEWENI BI	APPLIC	RADEMAR	COR	First	Named Inventor	Christ	opher S	onger		
STATEMENT BY APPLIC			essary)		Grou	ıp Art Unit	Not A	ssigned			-	
						Exa	miner Name	Not A	ssigned			
Sheet		1	of	2		Atto	rney Docket Number	03048	.P008	·		
	_	1		U	.S. F	ATEN	T DOCUMENTS		75 0			
Examiner Initials *		U.S.Patent Document Number		Name of Patentee or Applicant of Cited Document			Cit	Date of Publication of Cited Document MM-DD-YYYY			iling Date if Appropriate	
-		6,122,	719	Mirsky			 				<u></u>	
		5,915,	123	Mirsky								· · · · · · · · · · · · · · · · · · ·
*		6,108,7	760	Mirsky								
		5,742,	180	DeHon et al.								
		4,967,3	340	Dawes			· · · · · · · · · · · · · · · · · · ·					
		5,956,5	518	DeHon et al.								
									•			
			···						·· · · · · · · · · · · · · · · · · · ·			
				FOR	EIG	N PATI	ENT DOCUMENTS				<u></u>	
Examiner		Fore	ign Paten	t Document			Name of Patentee			Date of P	ublication of	Translation?
Initials *		Office or Country		Number	Number (Date of Cited Docum		nt		D-YYYY	Yes/No
							· · · · · · · · · · · · · · · · · · ·	• • • • • • • • • • • • • • • • • • • •	<u> </u>			
		·										
								·				
							CUMENTS					
Examiner Initials *		Include n (book, mag	ame of th azine, jou	ımal, serial, symp	osiu	m, catal	RS), title of the article (og, etc.), date, page(s) where published (if kn	, volume-issu	riate), titi e numbe	e of the it er(s), publ	em isher,	Translation: Yes/No
		*Smart Compi	lers Punc				etronic Engineering Tin	•	9, 1995 (pages 38	& 42).	
							rammable Functional Un		al., Micro	-27 Procee	dings of	
				• •			re, 11/30-12/2/94 (pp. 17 Come of Age," IEEE Tran	-	SI Systen	ns, 1995 (p	p. 1-15).	
		"Pilkington Pi	reps Rec	configurable Vic	leo [OSP," C	Clark, EE Times, wee	ek of July 31	, 1995.			
				nfigurable Comp gy, June 1996.	outin	g," Mirs	ky, Ethan A., Thesis	submitted a	at the M	assachu	setts	
Examiner Signature								Date Considered				
- Williams	<u> </u>	ZALGINED: 1-10	-1 14 mmf		de) NED 222	0	- Al A	
+	cite	www.hem: Initia	nformanc	ance considered, se and not consid	wnet ered	ner or n . Include	ot citation is in conform e copy of this form with	Tance with Mi Thext commu	r∈P 609. nication	Uraw lin to applica	e urrougn int.	

		ype a plus sign (+		(015)		A Patent and Trade	amark C. rico I.	16 750	h 10/31/99	O/SB/08A (). OMB 065 OF COMM	-0031	
				995 no persons are n	equired to re	spond to a collection of info			ains a valid	OMB contr	ol number.	
Substitute for form 1449A/PTO (Modified by BSTZ 6/30/99) INFORMATION DISCLOSORE			4	<u> </u>			plete if Known					
			3	g Date		09/651,425 August 30, 2000						
	STA	ATEMENT BY	APPL	ICANT BECESSARY)	First							
lus	se a	s manv sheet	s as ne	ecessary)	Gro	Named Inventor		Christopher Songer				
(use as many sheets as necessary)			Giot	up Art Unit		Not Assigned						
Chaot	-		- (miner Name	Not As	Not Assigned				
Sheet	<u> </u>	2	of	2		rney Docket Number	03048.	03048.P008				
	1	I C Patent De			S. PATEN	T DOCUMENTS	I Data a	f Bublios	tion of	7		
Examiner Initials *		U.S.Patent Do	Name	Name of Patentee or Applicant of Cited Document			Date of Publication of Cited Document MM-DD-YYYY			if Appropriate		
	<u> </u>					· · · · · · · · · · · · · · · · · · ·				l <u>.</u> .		
		ļ <u>.</u>										
									·			
								·				
				·								
				FORE	IGN PAT	ENT DOCUMENTS						
xaminer		Forei	ign Pater	nt Document		Name of Patentee or	Applicant		Date of P	ublication of	Translation?	
Initials *		Office or Country		Number	Date	Date of Cited Docume		t Cited MM-			Yes/No	
		<u></u>										
	_											
	_											
	4											
											<u> </u>	
			***	0	THER DO	CUMENTS						
xaminer Initials *		Include na (book, maga	me of t	urnal, serial, sympo:	sium, catal	RS), title of the article (woog, etc.), date, page(s), where published (if know	volume-issue	ate), titl numbe	e of the it r(s), publ	em isher,	Translation? Yes/No	
	7	"SOP: Adapt	ive Ma		stem," by	Tsukasa Yamauchi e	•	Resear	ch &	<u> </u>		
	7		,	, 1101 O, Odly 199	~ (pp. 002	_ 000,.						
 	\dashv											
	4											
xaminer	<u> </u>		· ·			10	ate	<u> </u>				
ignature							onsidered				}	
	*EX	AMINER: Initial	if refer	ence considered, whose and not consider	nether or no	ot citation is in conformate copy of this form with n	nce with MPE	P 609.	Draw lin	e through		